

87C257

256K (32K x 8) CHMOS UV ERASABLE PROM

- **CHMOS/NMOS Microcontroller and Microprocessor Compatible**
 - 87C257-Integrated Address Latch
 - Universal 28 Pin Memory Site, 2-line Control
- **Low Power Consumption**
- **High Performance Speeds**
 - 170 ns Maximum Access Time
- **Noise Immunity Features**
 - $\pm 10\%$ V_{CC} Tolerance
 - Maximum Latch-up Immunity Through EPI Processing
- **New Quick-Pulse Programming™ Algorithm**
 - 4 Second Programming
- **Available in 28-Pin Cerdip Package**
 - (See Packaging Spec., Order #231369)


Intel's 87C257 CHMOS EPROM is a 256K-bit 5V only memory organized as 32,768 8-bit words. It employs advanced CHMOS*II-E circuitry for systems requiring low power, high speed performance, and noise immunity. The 87C257 is optimized for compatibility with multiplexed address/data bus microcontrollers such as Intel's 16 MHz 8051- and 8096- families.

The 87C257 incorporates latches on all address inputs to minimize chip count, reduce cost, and simplify design of multiplexed bus systems. The 87C257's internal address latch allows address and data pins to be tied directly to the processor's multiplexed address/data pins. Address information (inputs A_0-A_{14}) is latched early in the memory-fetch cycle by the falling edge of the ALE input. Subsequent address information is ignored while ALE remains low. The EPROM can then pass data (from pins O_0-O_7) on the same bus during the last part of the memory-fetch cycle.

The 87C257 is offered in a ceramic DIP package, providing flexibility in prototyping and R&D environments. The 87C257 employs the Quick-Pulse Programming™ Algorithm for fast and reliable programming.

Intel's EPI processing achieves the highest degree of latch-up protection. Address and data pin latch-up prevention is provided for stresses up to 100 mA from $-1V$ to $V_{CC} + 1V$.

*HMOS and CHMOS are patented processes of Intel Corporation.




290135-1

Figure 1. Block Diagram

Pin Names

A ₀ -A ₁₄	ADDRESSES
O ₀ -O ₇	OUTPUTS
\overline{OE}	OUTPUT ENABLE
\overline{CE}	CHIP ENABLE
ALE/V _{pp}	Address Latch Enable/V _{pp}
N.C.	NO CONNECT



290135-2

Figure 2. DIP Pin Configuration

NOTE:

Intel "Universal Site"-Compatible EPROM Pin Configurations are Shown in the Blocks Adjacent.

EXTENDED TEMPERATURE (EXPRESS) EPROMS

The Intel EXPRESS EPROM family receives additional processing to enhance product characteristics. EXPRESS processing is available for several EPROM densities allowing the appropriate memory size to match system applications. EXPRESS EPROMs are available with 168 ± 8 hour, 125°C dynamic burn-in using Intel's standard bias configuration. This process meets or exceeds most industry burn-in specifications. The standard EXPRESS EPROM operating temperature range is 0°C to $+70^{\circ}\text{C}$. Extended operating temperature range (-40°C to $+85^{\circ}\text{C}$) EXPRESS and automotive temperature range (-40°C to $+125^{\circ}\text{C}$) products are also available. Like all Intel EPROMs, the EXPRESS EPROM family is inspected to 0.1% electrical AQL. This allows reduction or elimination of incoming testing.

AUTOMOTIVE AND EXPRESS OPTIONS


Versions

Speed Versions	Packaging Options
	Cerdip
-200V05	A
-250V10	A
-250V05	A

AUTOMOTIVE AND EXPRESS EPROM PRODUCT FAMILY

PRODUCT DEFINITIONS

Type	Operating Temperature ($^{\circ}\text{C}$)	Burn-in 125°C (hr)
Q	0°C to $+70^{\circ}\text{C}$	168 ± 8
T	-40°C to $+85^{\circ}\text{C}$	NONE
L	-40°C to $+85^{\circ}\text{C}$	168 ± 8
A	-40°C to $+125^{\circ}\text{C}$	NONE
B	-40°C to $+125^{\circ}\text{C}$	168 ± 8



Burn-In Bias and Timing Diagrams

ABSOLUTE MAXIMUM RATINGS*

- Operating Temperature During
 - Read0°C to + 70°C(2)
 - Temperature Under Bias -10°C to + 80°C(2)
 - Storage Temperature -65°C to + 150°C
- Voltage on any Pin with
 - Respect to Ground -2V to +7V(1)
- Voltage on A₉ with
 - Respect to Ground -2V to +13.5V(1)
- V_{PP} Supply Voltage with Respect to Ground
 - During Programming -2V to +14.0V(1)
- V_{CC} Supply Voltage with
 - Respect to Ground -2V to +7.0V(1)

*Notice: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTICE: Specifications contained within the following tables are subject to change.

READ OPERATION

D.C. CHARACTERISTICS TTL and NMOS Inputs

Symbol	Parameter	Notes	Min	Typ ⁽³⁾	Max	Units	Test Condition
I _{LI}	Input Load Current			0.01	1.0	μA	V _{IN} = 0V to 5.5V
I _{LO}	Output Leakage Current				±10	μA	V _{OUT} = 0V to 5.5V
I _{SB}	V _{CC} Current Standby with Inputs—	Switching			10	mA	$\overline{CE} = ALE = V_{IH}$
		Stable			1.0	mA	$\overline{CE} = V_{IH}, ALE = V_{IL}$
I _{CC1}	V _{CC} Current Active	5			30	mA	$\overline{CE} = V_{IL}, ALE = V_{IH}$ f = 5 MHz, I _{OUT} = 0 mA
V _{IL}	Input Low Voltage (±10% Supply)	1	-0.5		0.8	V	
V _{IH}	Input High Voltage (±10% Supply)		2.0		V _{CC} + 0.5	V	
V _{OL}	Output Low Voltage				0.45	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		2.4			V	I _{OH} = -400 μA
I _{OS}	Output Short Circuit Current	6			100	mA	

D.C. CHARACTERISTICS CMOS Inputs

Symbol	Parameter	Notes	Min	Typ ⁽³⁾	Max	Units	Test Condition
I _{LI}	Input Load Current			0.01	1.0	μA	V _{IN} = 0V to 5.5V
I _{LO}	Output Leakage Current				±10	μA	V _{OUT} = 0V to 5.5V
I _{SB}	V _{CC} Current Standby with Inputs—	Switching	4		6	mA	$\overline{CE} = ALE = V_{CC}$
		Stable			100	μA	$\overline{CE} = V_{CC}, ALE = GND$
I _{CC1}	V _{CC} Current Active	5			15	mA	$\overline{CE} = V_{IL}, ALE = V_{IH}$ f = 5 MHz, I _{OUT} = 0 mA
V _{IL}	Input Low Voltage (±10% Supply)		-0.2		0.8	V	
V _{IH}	Input High Voltage (±10% Supply)		0.7 V _{CC}		V _{CC} + 0.2	V	
V _{OL}	Output Low Voltage				0.4	V	I _{OL} = 2.1 mA
V _{OH}	Output High Voltage		V _{CC} - 0.8			V	I _{OH} = -2.5 mA
I _{OS}	Output Short Circuit Current	6			100	mA	

NOTES:

1. Minimum D.C. input voltage is -0.5V. During transitions, the inputs may undershoot to -2.0V for periods less than 20 ns. Maximum D.C. voltage on output pins is V_{CC} + 0.5V which may overshoot to V_{CC} + 2V for periods less than 20 ns.
2. Operating temperature is for commercial product defined by this specification. Extended temperature options are available in EXPRESS and Automotive versions.
3. Typical limits are at V_{CC} = 5V, T_A = +25°C.
4. \overline{CE} is V_{CC} ±0.2V. All other inputs can have any value within spec.
5. Maximum current value is with outputs O₀ to O₇ unloaded.
6. Output shorted for no more than one second. No more than one output shorted at a time. I_{OS} is sampled but not 100% tested.

READ OPERATION

A.C. CHARACTERISTICS(1) $0^{\circ}\text{C} \leq T_A \leq +70^{\circ}\text{C}$

Symbol	Characteristic	V _{CC} ± 5%		87C257-170V05		87C257-200V05		87C257-250V05		Units
		Min	Max	Min	Max	Min	Max	Min	Max	
t _{ACC}	Address to Output Delay		170		200		250			ns
t _{CE}	$\overline{\text{CE}}$ to Output Delay		170		200		250			ns
t _{OE}	$\overline{\text{OE}}$ to Output Delay		70		75		100			ns
t _{DF} (2)	$\overline{\text{OE}}$ High to Output High Z		35		40		55			ns
t _{OH} (2)	Output Hold from Addresses, $\overline{\text{CE}}$ or $\overline{\text{OE}}$ Change-Whichever is First	0		0		0				ns
t _{LL}	Latch Deselect Width	35		55		60				ns
t _{AL} (2)	Address to Latch Set-Up	7		15		25				ns
t _{LA}	Address Hold from LATCH	20		30		40				ns
t _{LOE}	ALE to Output Enable	20		30		40				ns


NOTES:

1. See A.C. Testing Input/Output Waveforms for timing measurements.
2. Guaranteed and sampled.
3. Model Number Prefixes: No Prefix = CERDIP.

A.C. CONDITIONS OF TEST

Input Rise and Fall Times (10% to 90%) 10 ns
 Input Pulse Levels V_{OL} to V_{OH}
 Input Timing Reference Level 1.5V
 Output Timing Reference Level V_{IL} and V_{IH}

A.C. WAVEFORMS



NOTES:

1. This parameter is only sampled and is not 100% tested.
2. $\overline{\text{OE}}$ may be delayed up to $t_{\text{CE}} - t_{\text{OE}}$ after the falling edge of $\overline{\text{CE}}$ without impact on t_{CE} .


CAPACITANCE(1) $T_A = 25^\circ\text{C}, f = 1.0 \text{ MHz}$

Symbol	Parameter	Max	Units	Conditions
C_{IN}	Address/Control Capacitance	6	pF	$V_{IN} = 0V$
C_{OUT}	Output Capacitance	12	pF	$V_{OUT} = 0V$


NOTE:

1. Sampled. Not 100% tested.

A.C. TESTING INPUT/OUTPUT WAVEFORM



A.C. TESTING LOAD CIRCUIT



DEVICE OPERATION

Table 1 lists 87C257 operating modes. Read mode requires a single 5V power supply. All input levels are TTL or CMOS except A9 in intelligent Identifier mode and V_{PP} .

Table 1. Mode Selection

Mode	Pins		\overline{A}_9	A_0	ALE/ V_{PP}	V_{CC}	Outputs
	\overline{CE}	\overline{OE}					
Read	V_{IL}	V_{IL}	X(1)	X	X	5.0V	D _{OUT}
Output Disable	V_{IL}	V_{IH}	X	X	X	5.0V	High Z
Standby	V_{IH}	X	X	X	X	5.0V	High Z
Programming	V_{IL}	V_{IH}	X	X	(Note 4)	(Note 4)	D _{IN}
Program Verify	V_{IH}	V_{IL}	X	X	(Note 4)	(Note 4)	D _{OUT}
Optional Program Verify	V_{IL}	V_{IL}	X	X	V_{CC} (Note 4)	(Note 4)	D _{OUT}
Program Inhibit	V_{IH}	V_{IH}	X	X	(Note 4)	(Note 4)	High Z
intelligent Identifier(3) -Manufacturer	V_{IL}	V_{IL}	V_H (2)	V_{IL}	X	V_{CC}	89 H
intelligent Identifier(3) -87C257	V_{IL}	V_{IL}	V_H (2)	V_{IH}	X	V_{CC}	24 H

NOTES:

1. X can be V_{IL} or V_{IH} .
2. $V_H = 12.0V \pm 0.5V$.
3. $A_1-A_8, A_{10-12} = V_{IL}, A_{13-14} = X$.
4. See Table 2 for V_{CC} and V_{PP} programming voltages.

Read Mode

The 87C257 has two control functions; both must be logically active to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and the device-select. Output enable (\overline{OE}) gates data to the output pins by controlling the output buffer. When the address is stable ($ALE = V_{IH}$) or latched ($ALE = V_{IL}$), the address access time (t_{ACC}) equals the delay from \overline{CE} to output (t_{CE}). Outputs display valid data t_{OE} after the falling edge of \overline{OE} , assuming t_{ACC} and t_{CE} times are met.

The 87C257 reduces the hardware interface in multiplexed address-data bus systems. Figure 4 shows a low power, small board space, minimal chip 87C257/microcontroller design. The processor's multiplexed bus (AD_{0-7}) is tied to the 87C257's address and data pins. No separate address latch is needed because the 87C257 latches all address inputs when ALE is low.

The ALE input controls the 87C257's internal address latch. As ALE transitions from V_{IH} to V_{IL} , the last address present at the address pins is retained. The \overline{OE} control can then enable EPROM data onto the bus.




Figure 4. 80C31 with 87C257
System Configuration

Standby Mode

The standby mode substantially reduces V_{CC} current. When $\overline{CE} = V_{IH}$, the standby mode places the outputs in a high impedance state, independent of the \overline{OE} input.

Two Line Output Control

EPROMs are often used in larger memory arrays. Intel provides two control inputs to accommodate multiple memory connections. Two-line control provides for:

- the lowest possible memory power dissipation, and
- complete assurance that output bus contention will not occur.

To efficiently use these two control inputs, an address decoder should enable \overline{CE} , while \overline{OE} should be connected to all memory-array devices and the system's \overline{READ} control line. This assures that only selected memory devices have active outputs while deselected memory devices are in low-power standby mode.

SYSTEM CONSIDERATIONS

EPROM power switching characteristics require careful device decoupling. System designers are interested in three supply current (ICC) issues—standby current levels, active current levels, and transient current peaks produced by falling and rising edges of Chip Enable. Transient current magnitudes depend on the device outputs' capacitive and inductive loading. Two-Line Control and proper decoupling capacitor selection will suppress transient voltage peaks. Each device should have a 0.1 μF ceramic capacitor connected between its V_{CC} and GND. This high frequency, low inherent-inductance capacitor should be placed as close as possible to the device. Additionally, for every eight devices, a 4.7 μF electrolytic capacitor should be placed between V_{CC} and GND at the array's power supply connection. The bulk capacitor will overcome voltage slumps caused by PC board trace inductances.

PROGRAMMING MODES

Caution: Exceeding 14V on V_{pp} will permanently damage the device.

Initially, and after each erasure, all EPROM bits are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" are programmed, the data word

can contain both "1s" and "0s". Ultraviolet light erasure is the only way to change "0s" to "1s".

The programming mode is entered when V_{PP} is raised to its programming voltage (see Table 2). Data is programmed by applying an 8-bit word to the output pins (O_{0-7}). Pulsing \overline{CE} to TTL-low while $\overline{OE} = V_{IH}$ will program data. TTL levels are required for address and data inputs.

Program Inhibit

The Program Inhibit mode allows parallel programming of multiple EPROMs with different data. With V_{PP} at its programming voltage, a \overline{CE} -low pulse programs the desired EPROM. \overline{CE} -high inputs inhibit programming of non-targeted devices. Except for \overline{CE} and \overline{OE} , parallel EPROMs may have common inputs.

Program Verify

With V_{PP} and V_{CC} at their programming voltages, a verify (read) determines that bits are correctly programmed. The verify is performed with $\overline{CE} = V_{IH}$ and $\overline{OE} = V_{IL}$. Valid data is available t_{OE} after \overline{OE} falls low.

Optional Program Verify

The optional verify allows parallel programming and verification when several devices share a common bus. It is performed with $\overline{CE} = \overline{OE} = V_{IL}$ and $V_{PP} = V_{CC} = 6.25V$. The normal read mode is then used for program verify. Outputs will tri-state depending on \overline{OE} and \overline{CE} .

intelligent Identifier™ Mode

The intelligent Identifier Mode will determine an EPROM's manufacturer and device type. Programming equipment can automatically match a device with its proper programming algorithm.

This mode is activated when programming equipment forces $12V \pm 0.5V$ on the EPROM's A_9 address line. With $A_1-A_8, A_{10}-A_{12} = V_{IL}$ (A_{13-14} are don't care), address line $A_0 = V_{IL}$ will present the manufacturer's code and $A_0 = V_{IH}$ the device code (see Table 1). When $A_9 = V_{H}$, ALE need not be toggled to latch each identifier address. This mode functions in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range required during programming.

ERASURE CHARACTERISTICS (FOR Cerdip EPROMS)

Exposure to light of wavelength shorter than 4000 Angstroms (\AA) begins EPROM erasure. Sunlight and some fluorescent lamps have wavelengths in the 3000-4000 \AA range. Constant exposure to room-level fluorescent light can erase an EPROM in about 3 years (about 1 week for direct sunlight). Opaque labels over the window will prevent unintentional erasure under these lighting conditions.

The recommended erasure procedure is exposure to 2537 \AA ultraviolet light. The minimum integrated dose (intensity x exposure time) is 15 Wsec/cm². Erasure time using a 12000 $\mu W/cm^2$ ultraviolet lamp is approximately 15 to 20 minutes. The EPROM should be placed about 1 inch from the lamp. The maximum integrated dose is 7258 Wsec/cm² (1 week @ 12000 $\mu W/cm^2$). High intensity UV light exposure for longer periods can cause permanent damage.




Figure 5. Quick-Pulse Programming™ Algorithm

CHMOS NOISE CHARACTERISTICS

System reliability is enhanced by Intel's CHMOS EPI-process techniques. Protection on each data and address pin prevents latch-up; even with 100 mA currents and voltages from $-1V$ to $V_{CC} + 1V$. Additionally, the V_{PP} pin is designed to resist latch-up to the 14V maximum device limit.

Quick-Pulse Programming™ Algorithm

The Quick-Pulse Programming algorithm programs Intel's 87C257 EPROM. Developed to substantially reduce production programming throughput time, this algorithm can program a 87C257 in under four seconds. Actual programming time depends on the PROM programmer used.

The Quick-Pulse Programming algorithm uses a 100 microsecond initial-pulse followed by a byte verifica-

tion to determine when the addressed byte is correctly programmed. The algorithm terminates if 25 $100\mu s$ pulses fail to program a byte. Figure 5 shows the Quick-Pulse Programming algorithm flowchart.

The entire program-pulse/byte-verify sequence is performed with $V_{CC} = 6.25V$ and $V_{PP} = 12.75V$. When programming is complete, all bytes should be compared to the original data with $V_{CC} = 5.0V$.

Alternate Programming

Intel's 27C256 and 27256 Quick-Pulse Programming algorithms will also program the 87C257. By overriding a check for the intelligent Identifier, older or non-upgraded PROM programmers can program the 87C257. See Intel's 27C256 and 27256 data sheets for programming waveforms of these alternate algorithms.

D.C. PROGRAMMING CHARACTERISTICS $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$

Table 2

Symbol	Parameter	Limits			Test Conditions
		Min	Max	Unit	
I_{LI}	Input Current (All Inputs)		1.0	μA	$V_{IN} = V_{IL} \text{ or } V_{IH}$
V_{IL}	Input Low Level (All Inputs)	-0.2	0.8	V	
V_{IH}	Input High Level	2.0	$V_{CC} + 0.5$	V	
V_{OL}	Output Low Voltage During Verify		0.4	V	$I_{OL} = 2.1 \text{ mA}$
V_{OH}	Output High Voltage During Verify	$V_{CC} - 0.8$		V	$I_{OH} = -400 \mu\text{A}$
$I_{CC2}^{(3)}$	V_{CC} Supply Current		30	mA	
$I_{PP2}^{(3)}$	V_{PP} Supply Current (Program)		50	mA	$\overline{CE} = V_{IL}$
V_{ID}	A_9 intelligent Identifier Voltage	11.5	12.5	V	
$V_{PP}^{(1)}$	Programming Voltage	12.5	13.0	V	
$V_{CC}^{(1)}$	Supply Voltage During Programming	6.0	6.5	V	


A.C. PROGRAMMING CHARACTERISTICS
 $T_A = 25^\circ\text{C} \pm 5^\circ\text{C}$; see Table 2 for V_{CC} and V_{PP} voltages.

Symbol	Parameter	Limits				Conditions
		Min	Typ	Max	Unit	
t_{AS}	Address Setup Time	2			μs	
t_{OES}	\overline{OE} Setup Time	2			μs	
t_{DS}	Data Setup Time	2			μs	
t_{AH}	Address Hold Time	0			μs	
t_{DH}	Data Hold Time	2			μs	
$t_{DFP}^{(2)}$	\overline{OE} High to Output Float Delay	0		130	ns	
$t_{VPS}^{(1)}$	V_{PP} Setup Time	2			μs	
$t_{VCS}^{(1)}$	V_{CC} Setup Time	2			μs	
t_{PW}	\overline{CE} Program Pulse Width	95	100	105	μs	
t_{OE}	Data Valid from \overline{OE}			150	ns	

NOTES:

- V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} .
- This parameter is only sampled and is not 100% tested. Output Float is defined as the point where data is no longer driven—see timing diagram.
- The maximum current value is with outputs O_0 to O_7 unloaded.

PROGRAMMING WAVEFORMS



290135-11

NOTES:

1. The input timing reference level is $V_{IL} = 0.8V$ and $V_{IH} = 2V$.
2. t_{OE} and t_{DFP} are device characteristics but must be accommodated by the programmer.
3. To prevent device damage during programming, a $0.1 \mu F$ capacitor is required between V_{pp} and ground to suppress spurious voltage transients.
4. During programming, the address latch function is bypassed whenever $V_{pp} = 12.75V$ or $A_9 = V_{IH}$. When V_{pp} and A_9 are at TTL levels, the address latch function is enabled, and the device functions in read mode.
5. V_{pp} can be 12.75V during Blank Check and Final Verify; if so, \overline{CE} must be V_{IH} .

