



**1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY**

Features

- 128Kx8-bit Organization
- Address Access Time: 70, 90, 120 ns
- Single 5V \pm 10% Power Supply
- Sector Erase Mode Operation
- 8KB Boot Block (lockable)
- 512 bytes per Sector, 256 Sectors
 - Sector-Erase Cycle Time: 10ms (Max)
 - Byte-Program Cycle Time: 20 μ s (Max)
- Minimum 10,000 Erase-Program Cycles
- Low power dissipation
 - Active Read Current: 20mA (Typ)
 - Active Program Current: 30mA (Typ)
 - Standby Current: 100 μ A (Max)
- Hardware Data Protection
- Low V_{CC} Program Inhibit Below 3.2V
- Self-timed program/erase operations with end-of-cycle detection
 - \overline{DATA} Polling
 - Toggle Bit
- CMOS and TTL Interface
- Available in two versions
 - S29C51001T (Top Boot Block)
 - S29C51001B (Bottom Boot Block)
- Packages:
 - 32-pin Plastic DIP
 - 32-pin TSOP-I
 - 32-pin PLCC

Description

The S29C51001T/S29C51001B is a high speed 131,072 x 8 bit CMOS flash memory. Programming or erasing the device is done with a single 5 Volt power supply. The device has separate chip enable CE, program enable WE, and output enable OE controls to eliminate bus contention.

The S29C51001T/S29C51001B offers a combination of features: Boot Block with Sector Erase Mode. The end of program/erase cycle is detected by DATA Polling of I/O₇ or by the Toggle Bit I/O₆.


The S29C51001T/S29C51001B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. The device also supports full chip erase.

Boot block architecture enables the device to boot from a protected sector loaded either at the top (S29C51001T) or the bottom (S29C51001B) sector. All inputs and outputs are CMOS and TTL compatible.


The S29C51001T/S29C51001B is ideal for applications that require updatable code and data storage.



1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY




Pin Configurations




51001-02

Pin Names

A ₀ -A ₁₆	Address Inputs
I/O ₀ -I/O ₇	Data Input/Output
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
\overline{WE}	Program Enable
V _{CC}	5V ± 10% Power Supply
GND	Ground
NC	No Connect



51001-03




51001-04



1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Functional Block Diagram



51001-05

Capacitance (1,2)

Symbol	Parameter	Test mSetup	Typ.	Max.	Units
C _{IN}	Input Capacitance	V _{IN} = 0	6	8	pF
C _{OUT}	Output Capacitance	V _{OUT} = 0	8	12	pF
C _{IN2}	Control Pin Capacitance	V _{IN} = 0	8	10	pF

NOTE:

1. Capacitance is sampled and not 100% tested.
2. T_A = 25°C, V_{CC} = 5V ± 10%, f = 1 MHz.


Latch Up Characteristics⁽¹⁾

Parameter	Min.	Max.	Unit
Input Voltage with Respect to GND on A ₉ , \overline{OE}	-1	+13	V
Input Voltage with Respect to GND on I/O, address or control pins	-1	V _{CC} + 1	V
V _{CC} Current	-100	+100	mA

NOTE:

1. Includes all pins except V_{CC}. Test conditions: V_{CC} = 5V, one pin at a time.

AC Test Load



51001-06



**1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY**

Absolute Maximum Ratings⁽¹⁾

Symbol	Parameter	Commercial	Extended	Unit
V _{IN}	Input Voltage (input or I/O pins)	-2 to +7	-2 to +7	V
V _{IN}	Input Voltage (A ₉ pin, \overline{OE})	-2 to +13	-2 to +13	V
V _{CC}	Power Supply Voltage	-0.5 to +5.5	-0.5 to +5.5	V
T _{STG}	Storage Temperature (Plastic)	-65 to +125	-65 to +150	°C
T _{OPR}	Operating Temperature	0 to +70	-40 to +125	°C
I _{OUT}	Short Circuit Current ⁽²⁾	200 (Max.)	200 (Max.)	mA

NOTE:

1. Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. No more than one output may be shorted at a time and not exceeding one second long.

DC Electrical Characteristics

(over the commercial operating range)

Parameter Name	Parameter	Test Conditions	Min.	Max.	Unit
V _{IL}	Input LOW Voltage	V _{CC} = V _{CC} Min.	—	0.8	V
V _{IH}	Input HIGH Voltage	V _{CC} = V _{CC} Max.	2	—	V
I _{IL}	Input Leakage Current	V _{IN} = GND to V _{CC} , V _{CC} = V _{CC} Max.	—	±1	μA
I _{OL}	Output Leakage Current	V _{OUT} = GND to V _{CC} , V _{CC} = V _{CC} Max.	—	±1	μA
V _{OL}	Output LOW Voltage	V _{CC} = V _{CC} Min., I _{OL} = 2.1 mA	—	0.4	V
V _{OH}	Output HIGH Voltage	V _{CC} = V _{CC} Min., I _{OH} = -400 μA	2.4	—	V
I _{CC1}	Read Current	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, all I/Os open, Address input = V _{IL} /V _{IH} , at f = 1/t _{RC} Min., V _{CC} = V _{CC} Max.	—	40	mA
I _{CC2}	Program Current	$\overline{CE} = \overline{WE} = V_{IL}$, $\overline{OE} = V_{IH}$, V _{CC} = V _{CC} Max.	—	50	mA
I _{SB}	TTL Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{IH}$, V _{CC} = V _{CC} Max.	—	2	mA
I _{SB1}	CMOS Standby Current	$\overline{CE} = \overline{OE} = \overline{WE} = V_{CC} - 0.3V$, V _{CC} = V _{CC} Max.	—	100	μA
V _H	Device ID Voltage for A ₉	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$	11.5	12.5	V
I _H	Device ID Current for A ₉	$\overline{CE} = \overline{OE} = V_{IL}$, $\overline{WE} = V_{IH}$, A ₉ = V _H Max.	—	50	μA



1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

AC Electrical Characteristics

(over all temperature ranges)

Read Cycle

Parameter Name	Parameter	-70		-90		-120		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _{RC}	Read Cycle Time	70	—	90	—	—	—	ns
t _{AA}	Address Access Time	—	70	—	90	—	—	ns
t _{ACS}	Chip Enable Access Time	—	70	—	90	—	—	ns
t _{OE}	Output Enable Access Time	—	35	—	45	—	—	ns
t _{CLZ}	\overline{CE} Low to Output Active	0	—	0	—	—	—	ns
t _{OLZ}	\overline{OE} Low to Output Active	0	—	0	—	—	—	ns
t _{DF}	Output Enable or Chip Disable to Output in High Z	0	20	0	30	—	—	ns
t _{OH}	Output Hold from Address Change	0	—	0	—	—	—	ns


Program (Erase/Program) Cycle

Parameter Name	Parameter	-70			-90			-120			Unit
		Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
t _{WC}	Program Cycle Time	70	—	—	90	—	—	—	—	—	ns
t _{AS}	Address Setup Time	0	—	—	0	—	—	—	—	—	ns
t _{AH}	Address Hold Time	45	—	—	45	—	—	—	—	—	ns
t _{CS}	\overline{CE} Setup Time	0	—	—	0	—	—	—	—	—	ns
t _{CH}	\overline{CE} Hold Time	0	—	—	0	—	—	—	—	—	ns
t _{OES}	\overline{OE} Setup Time	0	—	—	0	—	—	—	—	—	ns
t _{OEH}	\overline{OE} High Hold Time	0	—	—	0	—	—	—	—	—	ns
t _{WP}	\overline{WE} Pulse Width	35	—	—	45	—	—	—	—	—	ns
t _{WPH}	\overline{WE} Pulse Width High	35	—	—	38	—	—	—	—	—	ns
t _{DS}	Data Setup Time	25	—	—	30	—	—	—	—	—	ns
t _{DH}	Data Hold Time	0	—	—	0	—	—	—	—	—	ns
t _{WHWH1}	Programming Cycle	—	—	20	—	—	20	—	—	—	us
t _{WHWH2}	Sector Erase Cycle	—	—	10	—	—	10	—	—	—	ms
t _{WHWH3}	Chip Erase Cycle	—	3	—	—	3	—	—	—	—	s




1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Waveforms of Read Cycle



Waveforms of \overline{WE} Controlled-Program Cycle




NOTES:

1. I/O_7 : The output is the complement of the data written to the device.
2. PA: The address of the memory location to be programmed.
3. PD: The data at the byte address to be programmed.




1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Waveforms of CE Controlled-Program Cycle



51001-09

Waveforms of Erase Cycle⁽¹⁾



51001-10


NOTES:

1. PA: The address of the memory location to be programmed.
2. PD: The data at the byte address to be programmed.
3. SA: The sector address for Sector Erase. Address = don't care for Chip Erase.




1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Waveforms of $\overline{\text{DATA}}$ Polling Cycle



51001-11

Waveforms of Toggle Bit Cycle



51001-12



**1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY**

Functional Description

The S29C51001T/S29C51001B consists of 256 equally-sized sectors of 512 bytes each. The 8 KB lockable Boot Block is intended for storage of the system BIOS boot code. The boot code is the first piece of code executed each time the system is powered on or rebooted.

The S29C51001 is available in two versions: the S29C51001T with the Boot Block address starting from 1E000H to 1FFFFH, and the S29C51001B with the Boot Block address starting from 00000H to 1FFFFH.

Read Cycle

A read cycle is performed by holding both \overline{CE} and \overline{OE} signals LOW. Data Out becomes valid only when these conditions are met. During a read cycle \overline{WE} must be HIGH prior to \overline{CE} and \overline{OE} going LOW. \overline{WE} must remain HIGH during the read operation for the read to complete (see Table 1).

Output Disable


Returning \overline{OE} or \overline{CE} HIGH, whichever occurs first will terminate the read operation and place the I/O pins in the HIGH-Z state.

Standby

The device will enter standby mode when the \overline{CE} signal is HIGH. The I/O pins are placed in the HIGH-Z, independent of the \overline{OE} signal.

Byte Program Cycle

The S29C51001T/S29C51001B is programmed on a byte-by-byte basis. The byte program operation is initiated by using a specific four-bus-cycle sequence: two unlock program cycles, a program setup command and program data program cycles (see Table 2).



8KB Boot Block = 16 Sectors

During the byte program cycle, addresses are latched on the falling edge of either \overline{CE} or \overline{WE} , whichever is last. Data is latched on the rising edge of \overline{CE} or \overline{WE} , whichever is first. The byte program cycle can be \overline{CE} controlled or \overline{WE} controlled.

Sector Erase Cycle

The S29C51001T/S29C51001B features a sector erase operation which allows each sector to be erased and reprogrammed without affecting data stored in other sectors. Sector erase operation is initiated by using a specific six-bus-cycle sequence: Two unlock program cycles, a setup command, two additional unlock program cycles, and the sector erase command (see Table 2). A sector must be first erased before it can be reprogrammed. While in the internal erase mode, the device ignores any program attempt into the device. The internal erase completion can be determined via DATA polling or toggle bit.

The S29C51001T/S29C51001B is shipped with pre-erased sectors (all bits = 1).

Table 1. Operation Modes Decoding

Decoding Mode	\overline{CE}	\overline{OE}	\overline{WE}	A ₀	A ₁	A ₉	I/O
Read	V _{IL}	V _{IL}	V _{IH}	A ₀	A ₁	A ₉	READ
Byte Write	V _{IL}	V _{IH}	V _{IL}	A ₀	A ₁	A ₉	PD
Standby	V _{IH}	X	X	X	X	X	HIGH-Z
Autoselect Device ID	V _{IL}	V _{IL}	V _{IH}	V _{IH}	V _{IL}	V _H	CODE
Autoselect Manufacture ID	V _{IL}	V _{IL}	V _{IH}	V _{IL}	V _{IL}	V _H	CODE
Enabling Boot Block Protection Lock	V _{IL}	V _H	V _{IL}	X	X	V _H	X



1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Decoding Mode	\overline{CE}	\overline{OE}	\overline{WE}	A ₀	A ₁	A ₉	I/O
Disabling Boot Block Protection Lock	V _H	V _H	V _{IL}	X	X	V _H	X
Output Disable	V _{IL}	V _{IH}	V _{IH}	X	X	X	HIGH-Z

NOTES:

1. X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW. V_H = 12.5V Max.
2. PD: The data at the byte address to be programmed.

Table 2. Command Codes

Command Sequence	First Bus Program Cycle		Second Bus Program Cycle		Third Bus Program Cycle		Fourth Bus Program Cycle		Fifth Bus Program Cycle		Six Bus Program Cycle	
	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data	Address	Data
Read	XXXXH	F0H										
Read	5555H	AAH	2AAAH	55H	5555H	F0H	RA	RD				
Autoselect	5555H	AAH	2AAAH	55H	5555H	90H	00H	40H				
							01H	01H ⁽¹⁾ A1H ⁽²⁾				
Byte Program	5555H	AAH	2AAAH	55H	5555H	A0H	PA	PD(4)				
Chip Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	5555H	10H
Sector Erase	5555H	AAH	2AAAH	55H	5555H	80H	5555H	AAH	2AAAH	55H	PA(3)	30H

NOTES:

1. Top Boot Sector
2. Bottom Boot Sector
3. PA: The address of the memory location to be programmed.
4. PD: The data at the byte address to be programmed.

Chip Erase Cycle

The S29C51001T/S29C51001B features a chip-erase operation. The chip erase operation is initiated by using a specific six-bus-cycle sequence: two unlock program cycles, a setup command, two additional unlock program cycles, and the chip erase command (see Table 2).

The chip erase operation is performed sequentially, one sector at a time. When the automated on chip erase algorithm is requested with the chip erase command sequence, the device automatically programs and verifies the entire memory array for an all zero pattern prior to erasure.

The automatic erase begins on the rising edge of the last \overline{WE} or \overline{CE} pulse in the command sequence and terminates when the data on DQ7 is "1".

Program Cycle Status Detection

There are two methods for determining the state of the S29C51001T/S29C51001B during a program (erase/program) cycle: \overline{DATA} Polling (I/O₇) and Toggle Bit (I/O₆).

\overline{DATA} Polling (I/O₇)

The S29C51001T/S29C51001B features \overline{DATA} polling to indicate the end of a program cycle. When the device is in the program cycle, any attempt to read the device will received the complement of the loaded data on I/O₇. Once the program cycle is completed, I/O₇ will show true data, and the device is then ready for the next cycle.

Toggle Bit (I/O₆)

The S29C51001T/S29C51001B also features another method for determining the end of a program cycle. When the device is in the program cycle, any attempt to read the device will result in I/O₆ toggling between 1 and 0. Once the program is completed, the toggling will stop. The device is then ready for the next operation. Examining the toggle bit may begin at any time during a program cycle.



1 MEGABIT (131,072 x 8 BIT)

5 VOLT CMOS FLASH MEMORY

Boot Block Protection

The S29C51001T/S29C51001B features hardware Boot Block Protection. The boot block sector protection is enabled when high voltage (12.5V) is applied to \overline{OE} and A9 pins with \overline{CE} pin LOW and \overline{WE} pin IOW. The sector protection is disabled when high voltage is applied to \overline{OE} , \overline{CE} and A9 pins with \overline{WE} pin LOW. Other pins can be HIGH or LOW. This is shown in table 1.

Autoselect

The S29C51001T/S29C51001B features an Autoselect mode to identify *the Boot Block (protected/unprotected), the Device (Top/Bottom), and the manufacturer ID.*

To get to the Autoselect mode, a high voltage (V_H) must be applied to the A₉ pin. Once the A₉ signal is returned to LOW or HIGH, the device will return to the previous mode.

Boot Block Protection Status

In Autoselect mode, performing a read at address 3CXX2H or address 0CXX2H will indicate if the Top Boot Block sector or the Bottom Boot Block sector is locked out. If the data is 01H, the Top/Bottom Boot Block is protected. If the data is 00H, the Top/Bottom Boot Block is unprotected. (see Table 3.)

Device ID

In Autoselect mode, performing a read at address XXXXH will determine whether the device is a Top Boot Block device or a Bottom Boot Block device. If the data is 01H, the device is a Top Boot Block. If the data is A1H, the device is a Bottom Boot Block device (see Table 3).

In addition, the device ID can also be read via the command register when the device is erased or programmed in a system without applying high voltage to the A₉ pin. When A₀ is HIGH, the device ID is presented at the outputs.

Manufacturer ID

In Autoselect mode, performing a read at address. XXXX0H will determine the manufacturer ID. 40H is the manufacturer code for SyncMOS Flash.

In addition the manufacturer ID can also be read via the command register when the device is erased or programmed in a system without applying high voltage to the A₉ pin. when A₀ is LOW, the manufacturer ID is presented at the outputs.

Hardware Data Protection

V_{CC} Sense Protection: the program operation is inhibited when VCC is less than 2.5V.

Noise Protection: a CE or WE pulse of less than 5ns will not initiate a program cycle.

Program Inhibit Protection: holding any one of OE LOW, CE HIGH or WE HIGH inhibits a program cycle.

Table 3. Autoselect Decoding


Decoding Mode	Boot Block	Address				Data I/O ₀ -I/O ₇
		A ₀	A ₁	A ₂ -A ₁₃	A ₁₄ -A ₁₆	
Boot Block Protection	Top	V _{IL}	V _{IH}	X	V _{IH}	01H: protected
	Bottom	V _{IL}	V _{IH}	X	V _{IL}	00H: unprotected
Device ID	Top	V _{IH}	V _{IL}	X	X	01H
	Bottom					A1H
Manufacture ID		V _{IL}	V _{IL}	X	X	40H

NOTE:


1. X = Don't Care, V_{IH} = HIGH, V_{IL} = LOW.



Byte Program Algorithm




Chip/Sector Erase Algorithm




51001-14



DATA Polling Algorithm



Toggle Bit Algorithm



51002-17

NOTE:


- 1. PBA: The byte address to be programmed.




1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

Package Diagrams

32-pin Plastic DIP



32-pin PLCC






1 MEGABIT (131,072 x 8 BIT)
5 VOLT CMOS FLASH MEMORY

32-pin TSOP-I

Units in inches





Sales Office :

**No. 1, Creation Rd. 1,
Science-Based Industrial Park,
Hsinchu, Taiwan, R.O.C.**

Tel : 886-3-5792926

Fax : 886-3-5792953

Note 1 : publication date : May 1999. Rev. A

Note 2 : all data and specification are subject to change without notice.